


# Electronic Delay Storage Automatic Calculator




## Reconstructing EDSAC

Andrew Herbert

25<sup>th</sup> April 2024

# The Project



Build a working reconstruction of Cambridge University's EDSAC Computer as it was when it provided the world's first computing service in 1950/51.

# Why Build a Replica of EDSAC?



- ◆ To celebrate an early triumph of British computer technology - and the creation of the world's first practical electronic stored program computer.
- ◆ To give us a better understanding of our computer heritage and create a new archive of historic material about early computing.
- ◆ To revive disappearing expertise and learn about the technical challenges faced by the early computer pioneers.
- ◆ A valuable new and living educational resource at The UK National Museum of Computing.

# EDSAC Achievements

1. The first *practical* general purpose, stored program, electronic, digital computer.
  - ◆ provided a *computing service* for the University of Cambridge.
2. The invention of **software**:
  - ◆ first machine to read in symbolic programs.
  - ◆ Extensive library of "subroutines".
3. Transformed science:
  - ◆ 1500 times faster than the mechanical calculators it replaced.
  - ◆ responsible for 3 Nobel Prizes



# EDSAC Nobel Prize Winners



Sir John Carew Eccles

Alan Lloyd Hodgkin

Andrew Fielding Huxley

Martin Ryle & Anthony Hewish

Radio Astronomy

Photo: John T Scott,  
Physics Today Collection

John Kendrew and Max Perutz  
Structure of Globular Proteins  
Photo: Medical Research Council

John Eccles,  
Alan Hodgkin,  
Andrew Huxley

Signalling in the Nervous System

Photo: Nobel Foundation

# Lyons and Computing

- Lyons interested in automatic information processing - low margins business + rising staff costs
- Von Neumann "First Draft of a Report on EDVAC" was circulating in UK in 1946/7 - people were thinking about "computers" and how they might be used
- Lyons executives visited USA to learn about computers
- Told to visit M.V. Wilkes at Cambridge University Mathematical Laboratory as EDSAC ahead of USA efforts

# EDSAC & LEO

- Prototype for LEO
- Improved engineering for greater reliability
- Added features for business computing
  - I/O
  - Decimal computation
- Pinkerton visited M.V. Wilkes at Cambridge Mathematical Laboratory to see EDSAC
- Ernest Lenaerts assigned to EDSAC Project
- Funds donated to Mathematical Laboratory to help project progress more rapidly

# The EDSAC Story

First Draft of a Report  
on the EDVAC

by

John von Neumann

Contract No. W-670-ORD-4926

Between the

United States Army Ordnance Department

and the

University of Pennsylvania




# M.V. Wilkes (1913-2010)

- ◆ B.A. Mathematics, St John's College, Cambridge
- ◆ PhD, Physics, Cavendish Laboratory
- ◆ War time radar expert
- ◆ Director of Cambridge Mathematical Laboratory
- ◆ John Von Neumann: "Draft Report on the EDVAC"
- ◆ Princeton Conference 1948





# EDSAC (1949)





# EDSAC



Automatic Digital Computers,  
M.V. Wilkes, 1956

Dodd & Glennie ARE Report 7/51 1951

# EDSAC Architecture




Fig. 2-3.—Numerical interconnexions in the EDSAC.



# Computer Memory in 1949

- ◆ Too expensive to build an electronic memory.
  - ◆ 5 tubes per bit \* 17 \* 1024  
= 79,000 tubes.
- ◆ Acoustic delay lines.
- ◆ Williams (cathode ray) tubes.
- ◆ Rotating magnetic drums.
- ◆ All were complex, expensive and unreliable.
- ◆ All limited speed of the "computer".

# EDSAC Acoustic Delay Lines

Maurice Wilkes with a battery of 16 storage tanks, each holding 16 x 36 bit words.

The 5 ft steel tubes contain mercury as the acoustic delay medium.

Designed by T. Gold.



# Serial Computing

Most of EDSAC is serial  
Process one bit of a word at the time  
Reduces number of components needed




Fig.1. CONSTITUTION OF MAJOR CYCLE




Fig.2. SYSTEMS OF REGULAR REPETITIVE PULSES

From Edsac Report



# Decoding and Coincidence





Fig. 2-4.—Block diagram showing how orders are interpreted in Stage II of the control sequence.

Have to go parallel to decode function number and memory address



# Building the Replica



# Authenticity

We don't have a complete blueprint,  
so we aim to...

- ◆ be consistent with photographs and contemporary records.
- ◆ use period components and circuits when available and suitable.
- ◆ Use functionally equivalent modern components otherwise.
- ◆ adhere to EDSAC "principles" when filling in gaps.


# Documents & Knowledge Acquisition

- ◆ Original (incomplete) technical description & logical design outline from Cambridge Computer Laboratory archives.
- ◆ Original photographs & published papers.
- ◆ Recollections of pioneers.
- ◆ Found cache of ~20 circuit diagrams for "the later EDSAC".
- ◆ EDSAC ran for 10 years so need to understand the evolution of the machine (our target: 1950/51).



# Mechanical Design

- ◆ Scanning and measuring from photos.
- ◆ 12 racks, 142 chassis ("panels").
- ◆ An original chassis exists to measure.
- ◆ Drawn up using CAD.
- ◆ At the outset we didn't know how many different types of chassis there were, or where they were placed in the racks.





# Rack and Chassis Manufacturing



Teversham Engineering, Cambridge

# Logic Design & Simulation

- ◆ Need to know how EDSAC works in detail
- ◆ Incomplete & inconsistent diagrams
- ◆ Evidence of much re-design during commissioning
- ◆ Need to extrapolate undocumented areas of logic
- ◆ Simulation essential to give confidence before committing to building anything





# Typical Timing Diagram





Fig. 13. DELAYS IN COMPUTER

From EDSAC Report

# Logic Simulation

- ◆ Bill Purvis wrote a simulator for whole logic - can run a program, very slowly.
- ◆ Now translated to Verilog and running on an FPGA.




# Electronic design

- ◆ EDSAC was built by radio and radar engineers with no knowledge of "digital logic" as we understand it today.
- ◆ "Computing with waveforms", F.C. Williams
- ◆ Common circuit elements aid identification: flip-flop, inverter, short delay, pulse amplifier.
- ◆ Lots of circuit simplification to reduce valve count and stage delays but introduces problems with noise.
- ◆ System requires careful tuning to ensure signals arrive "on time".




# Typical Circuit Diagram



From EDSAC Report

# Mapping Logic to Chassis





# 1949 Chassis






# Acquisition of Parts

- ◆ Many, but not all, thermionic valves are available commercially as "new old stock".
- ◆ B9G valve holders are problematic.
- ◆ Authentic 'period' resistors and capacitors are too unreliable to use.
- ◆ Hand made tag strips and coils.



# Replica Chassis




# Replica Memory Tanks

- ◆ Risky and costly to use mercury, except perhaps in one example tank.
- ◆ Temperature stability is a major issue.
- ◆ Precision engineering required: tubes and end plates - aligned to within 0.001" end-to-end.
- ◆ Using magnetostrictive nickel delay lines as a reasonable alternative.
- ◆ Use semiconductor shift registers to get off the ground quickly.



# Short Nickel Delay Line





# Programming EDSAC

UNIVERSITY MATHEMATICAL LABORATORY, CAMBRIDGE

EDSAC PROGRAMME SHEET

REF DATE

Calculation of curves for  $y = \frac{1}{2}$  etc.

Calculates  $\frac{1}{2}$ ,  $\frac{1}{125}$ ,  $\frac{1}{44.03}$

Use with tape WSC:

Order	Notes	Order	Notes
0 P F		0 V 2047 D	Starts at $\sin^2 0$
1 T 134 K		1 K 4095 D	$\sin^2 (2 \times 10^{10})$
2 P x F	$x = 48 \times 2048$	2 P L (F/D)	$\sin^2 0 = 32768$
3 T 126 K	$F = 126$	3 P F	$\sin^2$ starting value.
4 P y F	$y = \frac{2048}{F}$	4 T 136 K	
5 T 294 K		5 P F	clears
6 E 281 F		6 P F	
7 T 281 K		7 T 258 K	
8 A 231 F		8 A 243 F	
9 Q 165 F		9 T 126 K	
0 A D		0 J 323 K	
1 T 288 D		1 T 171 K	
2 A 235 F		2 E 179 F	
3 Q 91 F		3 T 179 K	
4 A 278 D		4 T 179 K	
5 T D		5 A 126 D	
6 O 241 F		6 T 132 K	
7 E 296 F		7 P 10813 F	
8 Q F		8 P 32000 F	
9 W F		9 T 317 K	
0 P <del>242</del> F	$\Delta F \times 2048 = y(x \cdot F)$	0 P 256 F	O 241 F
1 T 329 K		1 T 314 K	T D
2 A 126 D		2 T 36 D	E 316 F
3 A 243 F		3 E 248 F	T 366 K
4 T 126 D	Extra 00 of steps before first value of $\sin^2$	4 T 248 K	P 2 F
5 T 355 K		5 H 36 D	T 211 K) 7m
6 A 128 D		6 Y 288 D	S DS x step
7 A 242 F		7 T D	
8 T 128 D		8 A 251 F	E 144 K
9 T 128 K		9 Q 91 F	P F

#1

TITLE WRITTEN ON TAPE

$\sin^2 0, \sin^2 \frac{1}{125}, \sin^2 \frac{1}{44.03}$

P F

T 134 K

P1024 F

T 242 K

C14 D

T144 D

E181 D

E144 K

P F

P.. F

P.. F

T 370 K

P.. F

T171 K

T146 D

E378 F

T278 K



H354 F

N146 D

# Program Preparation



# Operating EDSAC






# Output

$\beta = \frac{7}{16}$   
 $\sigma_y = 56$

03164	+019084
+032194	+018876
+033509	+018732
+035237	+018687
+037588	+018794
+040919	+019138
+045875	+019864
+053687	+021222
+066909	+023656
+091337	+027966
+141844	+035461
+268904	+047536
+031130	+019063
+032182	+018868
+033528	+018743
+035304	+018723
+037726	+018863
+041163	+019252
1.05357... +046278	+020039
+054331	+021476
+067907	+024009
+092799	+028414
+143687	+035922
+270334	+047789
+031106	+019048
+032179	+018867
+033558	+018759
+035380	+018763
1.0714... +037871	+018936
+041112	+019369
+046680	+020213
+054959	+021724
+068860	+024346
+094165	+028832
+145354	+036339
+271576	+048008
+031091	+019039
+032185	+018870

# Initial Orders

- ◆ Loaded on "START"
- ◆ Reads in user program
- ◆ Combined "assembler" and "linker"
- ◆ Extensive library of subroutines - input, output, mathematical functions
- ◆ Alphanumeric source code
- ◆ Parametric addressing to allow position independent code



# Status (March 2024)

- ◆ 140 chassis built and tested of 142 total.
- ◆ Clock and Digit Pulse system working.
- ◆ Memory recirculation, addressing and coincidence working.
- ◆ Main control working.
- ◆ Transfer unit working.
- ◆ Delay line register stores working.
- ◆ Main store delay lines in commissioning.
- ◆ Systematic testing of arithmetic functions underway
- ◆ I/O and Initial Orders under construction

# To Find Out More

- ◆ Visit [www.edsac.org](http://www.edsac.org) web site
- ◆ Download EDSAC simulator from <http://www.dcs.warwick.ac.uk/~edsac/>